北 京:(010)51292078 上 海:(021)51875830
西 安:(029)86699670 南 京:(025)68662821
成 都:(028)68802075 武 漢:(027)50767718
廣 州:(020)61137349 深 圳:(0755)61280252

課程表 聯(lián)系我 在線聊 報(bào)名 付款 我們 QQ聊 切換寬屏
嵌入式OS--3G手機(jī)操作系統(tǒng)
嵌入式硬件設(shè)計(jì)
Altium Designer Layout高速硬件設(shè)計(jì)
開發(fā)語言/數(shù)據(jù)庫/軟硬件測試
芯片設(shè)計(jì)/大規(guī)模集成電路VLSI
其他類
WEB在線客服
南京WEB在線客服
武漢WEB在線客服
西安WEB在線客服
廣州WEB在線客服
點(diǎn)擊這里給我發(fā)消息  
QQ客服一
點(diǎn)擊這里給我發(fā)消息  
QQ客服二
點(diǎn)擊這里給我發(fā)消息
QQ客服三
公益培訓(xùn)通知與資料下載
企業(yè)招聘與人才推薦(免費(fèi))

合作企業(yè)最新人才需求公告

◆招人、應(yīng)聘、人才合作
請?jiān)L問曙海旗下網(wǎng)站---

電子人才網(wǎng)
www.tm2828.com.cn
合作伙伴與授權(quán)機(jī)構(gòu)
現(xiàn)代化的多媒體教室
曙海集團(tuán)招聘啟示
曙海動(dòng)態(tài)
郵件列表
 
 
  RTL Synthesis(Design Synthesis)培訓(xùn)
   班.級.規(guī).模.及.環(huán).境
       為了保證培訓(xùn)效果,增加互動(dòng)環(huán)節(jié),我們堅(jiān)持小班授課,每期報(bào)名人數(shù)限5人,多余人員安排到下一期進(jìn)行。
   上課時(shí)間和地點(diǎn)
上課地點(diǎn):【上海】:同濟(jì)大學(xué)(滬西)/新城金郡商務(wù)樓(11號(hào)線白銀路站) 【深圳分部】:深圳大學(xué)成教院/ 電影大廈(地鐵一號(hào)線大劇院站)【北京分部】:福鑫大樓/北京中山學(xué)院 【武漢分部】:佳源大廈(高新二路) 【南京分部】:金港大廈(和燕路) 【成都分部】:領(lǐng)館區(qū)1號(hào)(中和大道)
最近開課時(shí)間(連續(xù)班/周末班/晚班)
RTL Synthesis(Design Synthesis)培訓(xùn):2025年7月14日..用心服務(wù)..............--即將開課----即將開課,請咨詢客服。
   學(xué)時(shí)
     ◆課時(shí): 共6天,36學(xué)時(shí)

        ◆外地學(xué)員:代理安排食宿(需提前預(yù)定)
        ☆合格學(xué)員免費(fèi)頒發(fā)相關(guān)資格證書,提升您的職業(yè)資質(zhì)
        作為最早專注于嵌入式培訓(xùn)的專業(yè)機(jī)構(gòu),曙海嵌入式學(xué)院提供的證書得到本行業(yè)的廣泛認(rèn)
        可,學(xué)員的能力得到大家的認(rèn)同

        ☆合格學(xué)員免費(fèi)推薦工作
        ★實(shí)驗(yàn)設(shè)備請點(diǎn)擊這兒查看★
   .最.新.優(yōu).惠.
       ◆團(tuán)體報(bào)名優(yōu)惠措施:兩人95折優(yōu)惠,三人或三人以上9折優(yōu)惠 。注意:在讀學(xué)生憑學(xué)生證,即使一個(gè)人也優(yōu)惠500元。
   .質(zhì).量.保.障.

        1、培訓(xùn)過程中,如有部分內(nèi)容理解不透或消化不好,可免費(fèi)在以后培訓(xùn)班中重聽;
        2、培訓(xùn)結(jié)束后,培訓(xùn)老師留給學(xué)員手機(jī)和Email,免費(fèi)提供半年的技術(shù)支持,充分保證培訓(xùn)后出效果;
        3、培訓(xùn)合格學(xué)員可享受免費(fèi)推薦就業(yè)機(jī)會(huì)。 ☆合格學(xué)員免費(fèi)頒發(fā)相關(guān)工程師等資格證書,提升您的職業(yè)資質(zhì)。專注高端培訓(xùn)13年,曙海提供的證書得到本行業(yè)的廣泛認(rèn)可,學(xué)員的能力得到大家的認(rèn)同,受到用人單位的廣泛贊譽(yù)。

  RTL Synthesis(Design Synthesis)培訓(xùn)
培訓(xùn)方式以講課和實(shí)驗(yàn)穿插進(jìn)行

課.程.描.述 :

第一階段 Design Compiler 1

Overview
This course covers the ASIC synthesis flow using Design Compiler Topographical / Graphical -- from reading in an RTL design (Verilog, SystemVerilog and VHDL) to generating a final gate-level netlist. You will learn how to read in your design file(s), specify your libraries and physical data, constrain a complex design for timing and floorplan, apply synthesis techniques using Ultra, compile to achieve timing closure and an acceptable congestion, analyze the synthesis results for timing and congestion, and generate output data that works with downstream layout tools.

You will verify the logic equivalence of synthesis transformations (such as Datapath optimizations and Register Retiming) to that of an RTL design using Formality. The course includes labs to reinforce and practice key topics discussed in lecture. All the covered commands and flows are printed separately in a 5-page Job Aid, which you can refer to back at work.

Objectives
At the end of this workshop the student should be able to:
  • Create a setup file to specify the libraries and physical data
  • Read in a hierarchical design
  • Constrain a complex design for timing, taking into account different environmental attributes such as output loading, input drive strength, process, voltage and temperature variations, as well as post-layout effects such as clock skew
  • Constrain multiple (generated) clocks considering Signal integrity analysis
  • Execute the recommended synthesis techniques to achieve timing closure
  • Analyze and Improve global route congestion
  • Perform test-ready synthesis
  • Verify the logic equivalence of a synthesized netlist compared to an RTL design
  • Write DC-Tcl scripts to constrain designs, and run synthesis
  • Generate and interpret timing, constraint, and other debugging reports
  • Understand the effect that RTL coding style can have on synthesis results
  • Generate output data (netlist, constraints, scan-def) that works with downstream physical design or layout tools

Course Outline

Unit 1
  • Introduction to Synthesis
  • Design and Technology Data
  • Design and Library Objects
  • Timing Constraints

Unit 2
  • Environmental Attributes
  • Synthesis Optimization Techniques
  • Timing Analysis

Unit 3
  • Additional Constraint Options
  • Multiple Clocks and Timing Exceptions
  • Congestion Analysis and Optimization
  • Post-Synthesis Output Data
  • Conclusion



第二階段 Design Compiler 2: Low Power

Overview
At the end of this one day, seminar based, workshop you will understand how to apply both traditional and UPF based power optimization techniques during RTL synthesis and scan insertion:

For single voltage designs, you will learn how to apply the 2 traditional power optimization techniques of clock gating and leakage power recovery, optimizing for dynamic power and leakage power respectively.

For multi-voltage or multi-supply designs, you will learn how to apply the IEEE 1801 UPF flow that uses a power intent specification which is applied to RTL designs. You will understand how to synthesize RTL designs for the required power intent and power-optimization requirements using top-down vs. hierarchical UPF methodologies. You will also learn how to insert scan chains to the synthesized netlist ensure that the gate level design does not have any multi-voltage violations, before writing out design data for Place and Route.

Objectives

At the end of this workshop the student should be able to:

  • Apply clock gating to a design at the RTL and gate level
  • Perform multi-stage, hierarchical, and power driven clock gating
  • Perform leakage optimization using multi Vt libraries
  • Restrict the usage of leaky cells
  • Specify power intent using UPF
  • Demonstrate flexible isolation strategy in UPF 2.0
  • Check for UPF readiness of library, reporting PG pins
  • State the purpose of SCMR attribute in library
  • Recognize tradeoff when using dual vs. single rail special cells
  • Correctly specify PVT requirements
  • State how the 6 special cells are synthesized
  • Describe supply net aware Always on Synthesis
  • Apply 2 key debugging commands in a UPF flow
  • Control voltage, power domain mixing when inserting scan chains
  • Allow/prevent the reuse of level shifters and isolation cells between scan and functional paths
  • Minimize toggle in functional logic during scan shifting
  • Validate SCANDEF information for place and route

Course Outline

  • Clock Gating
  • Leakage Power Optimization
  • Power Intent using IEEE 1801 UPF
  • Library Requirements
  • Synthesis with UPF
  • Power Aware DFT



第三階段 DFT Compiler

Overview
In this workshop you will learn to use DFT Compiler to perform RTL and gate-level DFT rule checks, fix DFT DRC rule violations, and to insert scan using top-down and bottom-up flows. The workshop explores essential techniques to support large, multi-million gate SOC designs including the bottom-up scan insertion flow in the logical (Design Compiler) domain. Techniques learned include: performing scan insertion in a top-down flow; meeting scan requirements for number of scan chains, maximum chain length and reusing functional pins for scan testing, inserting an On-Chip Clocking (OCC) controller for At-Speed testing using internal clocks; and using Adaptive Scan (DFTMAX) to insert additional DFT hardware to reduce the test time and the test data volume required for a given fault coverage.

Objectives
At the end of this workshop the student should be able to:
  • Create a test protocol for a design and customize the initialization sequence, if needed, to prepare for DFT DRC checks
  • Perform DFT DRC checks at the RTL, pre-DFT, and post-DFT stages
  • Recognize common design constructs that cause typical DFT violations
  • Automatically correct certain DFT violations at the gate level using AutoFix
  • Implement top-down scan insertion flow achieving well-balanced scan chains
  • Write a script to perform all the steps in the DFT flow, including exporting all the required files for ATPG and Place & Route
  • Develop a bottom-up scan insertion script for full gate-level designs to use Test Models at the top-level to improve capacity and runtime
  • Insert an On-Chip Clocking (OCC) controller to use for At-Speed testing with internal clocks
  • Modify a scan insertion script to include DFT-MAX Adaptive Scan compression

Course Outline

Unit 1
  • Introduction to Scan Testing
  • DFT Compiler Flows and Setup
  • Test Protocol
  • DFT Design Rule Checks

Unit 2
  • DFT DRC GUI Debug
  • DRC Fixing
  • Top-Down Scan Insertion
  • Exporting Files

Unit 3
  • High Capacity DFT Flows
  • On-Chip Clocking (OCC)
  • Multi-Mode DFT
  • DFT MAX

主站蜘蛛池模板: 未满十八18禁止免费无码网站| 精品久久久久久无码免费| 人妻少妇伦在线无码| 一本加勒比HEZYO无码资源网| 亚洲av无码一区二区乱子伦as| 精品三级AV无码一区| 成人免费午夜无码视频| 中国少妇无码专区| 精品韩国亚洲av无码不卡区| 夜夜添无码一区二区三区| 在线精品免费视频无码的| 免费无码中文字幕A级毛片| 国产一区二区三区无码免费| 亚洲AV成人无码天堂| 中文精品无码中文字幕无码专区| 亚洲人成无码网站在线观看| 亚洲AV无码国产在丝袜线观看 | 久久天堂av综合色无码专区| 亚洲一区无码中文字幕| 亚洲va中文字幕无码久久不卡 | 精品国产aⅴ无码一区二区| 高清无码一区二区在线观看吞精 | 色综合久久无码五十路人妻| 狠狠精品干练久久久无码中文字幕| 国产Av激情久久无码天堂| 国产午夜激无码av毛片| 亚洲精品无码永久在线观看男男 | 无码人妻精品一区二区三18禁| 无码成人AAAAA毛片| 色欲aⅴ亚洲情无码AV蜜桃| 少妇人妻偷人精品无码视频| 亚洲中文字幕久久精品无码APP | 久久久久亚洲av无码专区喷水| 国产亚洲?V无码?V男人的天堂 | 精品久久久无码人妻中文字幕豆芽 | 99久无码中文字幕一本久道| 无码人妻精品一区二区三区99性| 中文人妻无码一区二区三区 | 无码人妻啪啪一区二区| 人妻少妇看A偷人无码电影| 亚洲国产精品无码久久久|