北 京:(010)51292078 上 海:(021)51875830
西 安:(029)86699670 南 京:(025)68662821
成 都:(028)68802075 武 漢:(027)50767718
廣 州:(020)61137349 深 圳:(0755)61280252

課程表 聯(lián)系我 在線聊 報名 付款 我們 QQ聊 切換寬屏
嵌入式OS--3G手機操作系統(tǒng)
嵌入式硬件設(shè)計
Altium Designer Layout高速硬件設(shè)計
開發(fā)語言/數(shù)據(jù)庫/軟硬件測試
芯片設(shè)計/大規(guī)模集成電路VLSI
其他類
 
  Silicon-package-board co-design培訓(xùn)
   班.級.規(guī).模.及.環(huán).境
       為了保證培訓(xùn)效果,增加互動環(huán)節(jié),我們堅持小班授課,每期報名人數(shù)限5人,多余人員安排到下一期進行。
   上課時間和地點
上課地點:【上海】:同濟大學(xué)(滬西)/新城金郡商務(wù)樓(11號線白銀路站) 【深圳分部】:深圳大學(xué)成教院/ 電影大廈(地鐵一號線大劇院站)【北京分部】:福鑫大樓/北京中山學(xué)院 【武漢分部】:佳源大廈(高新二路) 【南京分部】:金港大廈(和燕路) 【成都分部】:領(lǐng)館區(qū)1號(中和大道)
最近開課時間(連續(xù)班/周末班/晚班)
Silicon-package-board co-design培訓(xùn):2025年7月14日..用心服務(wù)..............--即將開課----即將開課,請咨詢客服。
   學(xué)時
     ◆課時: 共6天,36學(xué)時

        ◆外地學(xué)員:代理安排食宿(需提前預(yù)定)
        ☆合格學(xué)員免費頒發(fā)相關(guān)資格證書,提升您的職業(yè)資質(zhì)
        作為最早專注于嵌入式培訓(xùn)的專業(yè)機構(gòu),曙海嵌入式學(xué)院提供的證書得到本行業(yè)的廣泛認
        可,學(xué)員的能力得到大家的認同

        ☆合格學(xué)員免費推薦工作
        ★實驗設(shè)備請點擊這兒查看★
   .最.新.優(yōu).惠.
       ◆團體報名優(yōu)惠措施:兩人95折優(yōu)惠,三人或三人以上9折優(yōu)惠 。注意:在讀學(xué)生憑學(xué)生證,即使一個人也優(yōu)惠500元。
   .質(zhì).量.保.障.

        1、培訓(xùn)過程中,如有部分內(nèi)容理解不透或消化不好,可免費在以后培訓(xùn)班中重聽;
        2、培訓(xùn)結(jié)束后,培訓(xùn)老師留給學(xué)員手機和Email,免費提供半年的技術(shù)支持,充分保證培訓(xùn)后出效果;
        3、培訓(xùn)合格學(xué)員可享受免費推薦就業(yè)機會。 ☆合格學(xué)員免費頒發(fā)相關(guān)工程師等資格證書,提升您的職業(yè)資質(zhì)。專注高端培訓(xùn)13年,曙海提供的證書得到本行業(yè)的廣泛認可,學(xué)員的能力得到大家的認同,受到用人單位的廣泛贊譽。

  Silicon-package-board co-design培訓(xùn)


第一階段 Allegro AMS Simulator

Course Description

The Allegro? AMS Simulator course starts with the basics of entering a design for simulation and builds a solid foundation in the overall use of the software. You run DC Bias simulations, transient analysis simulations, and sweep simulations, allowing you to sweep component values, operating frequencies, or global parameters. You also have the opportunity to simulate several types of analog circuits, transformers, digital circuits, and mixed analog and digital circuits.

Learning Objectives

After completing this course you will be able to:

  • Enter a design for simulation
  • Run DC bias, DC sweep, and AC sweep analyses
  • Edit a stimulus and run a parametric analysis
  • Edit models, run a Monte Carlo analysis, create subcircuits, and create parts for simulation from a model or subcircuit definition
  • Create linear and non-linear transformers, and perform temperature, worst-case, and noise analysis
  • Apply analog behavioral modeling and run digital and mixed analog and digital simulation

Course Agenda

Note that this course can be tailored to better meet your needs?–?contact the Cadence training staff?for specifics.

Unit 1

  • Building a design for simulation
  • Setting up and running DC bias point analysis
  • Setting up and running DC and AC sweep analyses
  • Viewing simulation results in the probe window
  • Setting up sources and using markers
  • Creating and simulating a text netlist
  • Accessing the stimulus editor using VSTIM, ISTIM, and DIGSTIM Running transient analysis

Unit 2

  • Examining common simulation errors
  • Creating linear and non-linear transformers
  • Setting up and running parametric analysis
  • Creating a subcircuit
  • Performing temperature analysis
  • Configuring and running Monte Carlo analysis
  • Simulating with hierarchical blocks and symbols

Unit 3

  • Running simulations using analog behavioral modeling
  • Using digital components in a design
  • Combining analog and digital components in designs
  • Using performance analysis and creating goal functions
  • Setting up and running worst-case analysis
  • Setting up and running noise analysis
第二階段 Allegro Design Entry HDL Front-to-Back Flow

Course Description

In this course, you create board-level schematic designs with Design Entry HDL. You explore the integration between Design Entry HDL and other tools in the design flow, including the Allegro? PCB Editor. You follow the design flow by creating a schematic and taking it all the way through board layout.

Although board layout is introduced as part of the front-to-back flow, this is not a board layout course. Also, schematic or footprint library development is not included in this course. See the Related Courses below.

Learning Objectives

After completing this course, you will be able to:

  • Set up new projects
  • Create a flat, multisheet design
  • Check the design
  • Use part tables
  • Package a design
  • Create and customize a bill of materials
  • Build a hierarchical design
  • Use schematic properties to control part placement
  • Use the Constraint Manager to define high-speed routing requirements in Design Entry HDL
  • Transfer the design to the PCB Editor
  • Place parts manually
  • Autoroute with the PCB Router
  • Compare the schematic and layout
  • Synchronize design differences
  • Incorporate engineering changes
  • Link projects together in a team-design scenario
  • Reuse a hierarchical block and associated layout in another design

Course Sessions

Note that this course can be tailored to better meet your needs –?contact the Cadence training staff?for specifics.

Session 1

  • Getting Started
  • Project Setup

Session 2

  • Design Entry and Packaging

Session 3

  • Hierarchical and Team Design

Session 4

  • Design Rules
  • Rules-Driven Layout

Session 5

  • Engineering Changes

 

主站蜘蛛池模板: a级毛片无码免费真人久久| 成人午夜精品无码区久久| 无码人妻少妇色欲AV一区二区| 亚洲桃色AV无码| 中文字幕AV无码一区二区三区| 亚洲aⅴ天堂av天堂无码麻豆| 日韩人妻无码一区二区三区久久99| 久久精品aⅴ无码中文字字幕重口| 久久亚洲精品成人无码| 无码人妻精品一区二区三区东京热| 无码VA在线观看| 精品无码AV一区二区三区不卡 | 影院无码人妻精品一区二区| 在线精品无码字幕无码AV| 18禁超污无遮挡无码免费网站国产| 国产AV无码专区亚洲A∨毛片| 久久亚洲AV成人无码国产最大| 无码AV岛国片在线播放| 亚洲综合无码精品一区二区三区| 性色av极品无码专区亚洲| 人妻丰满熟妇AV无码片| 国产精品亚韩精品无码a在线| 亚洲国产精品成人AV无码久久综合影院| 中文午夜人妻无码看片| 亚洲日韩乱码中文无码蜜桃| 无码精品国产一区二区三区免费| 中文午夜乱理片无码| 无码不卡亚洲成?人片| 无翼乌工口肉肉无遮挡无码18| 日本无码一区二区三区白峰美| 中文字幕无码成人免费视频| 无码少妇一区二区性色AV| 国产成年无码久久久久毛片| 中文字幕丰满伦子无码| 亚洲欧洲日产国码无码网站| julia无码人妻中文字幕在线| 一级电影在线播放无码| 黑人无码精品又粗又大又长 | 无码人妻精品一区二区三区蜜桃 | 最新亚洲人成无码网站| 精品韩国亚洲av无码不卡区|